WHAT IS CLAIMED IS:

5

10

15

20

A method of fabricating a MOSFET device, comprising:
 forming a gate on a substrate, said gate comprising a gate dielectric

layer and a conductive layer;

forming a liner on the sidewall of said gate;

performing a first-type ion implantation, using said gate and said liner as a mask, to form a source/drain region outside of said gate in the substrate;

etching said liner to reduce the thickness of said liner; and performing a second-type ion implantation to form a halo region surrounding said source/drain region.

- The method of claim 1, wherein said conductive layer comprises a polysilicon layer.
- 3. The method of claim 2, wherein said conductive layer further comprises a silicide layer on said polysilicon layer.
- 4. The method of claim 1, wherein forming said liner on the sidewall of said gate is performed by rapid thermal oxidation.
- 5. The method of claim 1, wherein said first-type ions are N-type ions and said second-type ions are P-type ions.

- The method of claim 1, wherein said first-type ions are P-type ions and said second-type ions are N-type ions.
- 7. The method of claim 1, wherein said gate further comprises a cap layer on said conductive layer.
- 8. A method of fabricating a MOSFET device, comprising:

forming a gate on a substrate, said gate comprising a gate dielectric layer and a conductive layer;

forming a liner on the sidewall of said gate;

performing a first-type ion implantation, using said gate and said liner as a mask, to form source/drain regions outside of said gate in the substrate;

etching said liner on one sidewall of said gate to reduce the thickness of said liner; and

performing a second-type ion implantation to form a halo region surrounding one of said source/drain regions adjacent to the etching side.

- The method of claim 8, wherein said conductive layer comprises a polysilicon layer.
- 10. The method of claim 9, wherein said conductive layer further comprises a silicide layer on said polysilicon layer.

5

10

15

20

- 11. The method of claim 8, wherein said liner is formed on the sidewall of said gate by rapid thermal oxidation.
- 12. The method of claim 8, wherein said first-type ions are N-type ions and said second-type ions are P-type ions.
- 13. The method of claim 8, wherein said first-type ions are P-type ions and said second-type ions are N-type ions.
- 14. The method of claim 8, wherein said gate further comprises a cap layer on said conductive layer.
 - 15. The method of claim 8, wherein said MOSFET device is used as an access transistor of a memory cell used in a memory, said source/drain region with said surrounding halo region is connected to a bit line.
 - 16. The method of claim 8, before etching said liner on one sidewall of said gate further comprising forming a mask layer covering another side of said gate.
 - 17. The method of claim 16, wherein said mask layer comprises a photoresist layer.

15

20

5